If you get pixel error with this option try using the ” SetMClk ” option to slow the memory clock. This can be found from the log file of a working single-head installation. The x and WinGine chipsets are capable of colour depths of 16 or 24bpp. In most cases this means that the driver does not work on i architecture systems. This site uses cookies: Note that the ” -bpp ” option has been removed and replaced with a ” -depth ” and ” -fbbpp ” option because of the confusion between the depth and number of bits per pixel used to represent to framebuffer and the pixmaps in the screens memory.

Uploader: Dizshura
Date Added: 11 August 2008
File Size: 53.36 Mb
Operating Systems: Windows NT/2000/XP/2003/2003/7/8/10 MacOS 10/X
Downloads: 94173
Price: Free* [*Free Regsitration Required]

However, as the driver does not prevent you from using a mode that will exceed the memory bandwidth of thebut a warning like. If you see such display corruption, and you have this warning, your choices are to reduce the refresh rate, colour depth or resolution, or increase the speed of the memory clock with the the ” SetMClk ” option described above.

Asiliant Driver for Linux – Humboldt Solutions

690300 The Chips and Technologies chipsets supported by this driver have one of three basic architectures. I believe the problem is related to initialisation order of clocks within the device.

For a complete discussion on the dot clock limitations, see the next section. This may be related to a bug in one of the accelerated functions, or a problem with the BitBLT engine. Chips and Technologies specify that the memory clock used with the multimedia engine running should be lower than that used without. The amount of ram required for the framebuffer will vary depending on the size of the screen, and will reduce the amount of video ram available to the modes.


However some video ram, particularly EDO, might not be fast enough to handle this, resulting in drawing errors on the screen.

Chips and Technologies Video Drivers Download

It also reduces the effect of cursor flashing during graphics operations. Read this manual. Disabling hidden DRAM refresh may also help.

The server itself can correctly detect the chip in the same situation. This effectively means that there are two limits on the dotclock. You can use the ” SetMClk ” option in your xorg. So for the various Chips and Technologies chips the maximum specifications are. This sets the default pixel value for the YUV video overlay key. Hardware cursors effectively speeds all graphics operations as the job of ensuring that the cursor remains on top is now given to the hardware.

This serial link allows an LCD screens to be located up to m from the video processor. Options related to drivers can be present in the Screen, Device and Monitor sections and the Display subsections. In this way the expensive operation of reading back to contents of the screen is never performed and the performance is improved. When constructing a modeline for use with the Chips and Technologies driver you’ll needed to considered several points.


The chipset has independent display channels, that can be configured to support independent refresh rates on the flat panel and on the CRT. This site uses cookies: The Xorg X server, allows the user to do damage to their hardware with software with old monitors which may not tolerate bad display settings. After that, the power supply can be started and the PC will boot theeliminated. If you get pixel error with this option try using the ” SetMClk ” option to slow the memory clock.

The exception is for depths of 1 or 4bpp where linear addressing is turned off by default. Similar to the but has yet higher maximum memory and pixel clocks. This is usually due to a problem with the ” LcdCenter ” option.

Hi-Color and True-Color modes are implemented in the server. This option forces the second display to take a particular amount of memory.

This chip is basically identical to the Because the rendering is all done into a virtual framebuffer acceleration can not be used. Many potential programmable clock register setting are unstable.